Citation :

Md Noorullah Khan, E Srinivas, "On-Chip Programmable Ultra-Low Power Fast Data Converter with ALU-based Encoder using Memristor for AI Applications," International Journal of Engineering Trends and Technology (IJETT), vol. 74, no. 3, pp. 216-227, 2026. Crossref, https://doi.org/10.14445/22315381/IJETT-V74I3P116

Abstract

This paper describes a very high energy efficient Fast Data converter such as flash ADC which meets the requirement for Artificial Intelligence Networks using Memristor, aiming the reprogramming feature it can also be used in Machine Learning, In order to have significant features related to power consumption and area occupied, efficiency as well as conventional CMOS technology compatibility, Memristor is the most suitable circuit component for the applications which require ultra low power consumption, also its non volatile nature makes it to store the data as well with out the need of additional memory circuitry which reduces the chip area as well as power consumption, using this approach a super fast 3-bit ADC such as Flash is designed and simulated in Cadence virtuoso design environment using VTEAM model of Memristor, also the working of the ADC is validated by giving an analog signal producing an accurate digital output signal, with a power supply of 1 volts, the 3 bit ultra low power super Fast ADC has a power consumption of 1.23 mw operating at a speed of 53.19 MHz (18.8 ηs delay). Hence, with this novel architecture using Memristor, the number of transistors is reduced, accomplishing low power and a smaller size.

Keywords

Flash ADC, Logic Circuit, Memristor, Opamp, VTEAM.

References

[1] Leon O. Chua, “Memristor-The Missing Circuit Element,” IEEE Transactions on Circuit Theory, vol. 18, no. 5, pp. 507-519, 2003.
[CrossRef] [Google Scholar] [Publisher Link]

[2] Dmitri B. Strukov et al., “The Missing Memristor Found,” Nature, vol. 453, no. 7191, pp. 80-83, 2008.
[CrossRef] [Google Scholar] [Publisher Link]

[3] Shahar Kvatinsky et al., “MRL-Memristor Ratioed Logic,” 2012 13^th International Workshop on Cellular Nanoscale Networks and their Applications, Turin, Italy, pp. 1-6, 2012.
[CrossRef] [Google Scholar] [Publisher Link]

[4] Warren Robinett et al., “A Memristor-based Nonvolatile Latch Circuit,” Nanotechnology, vol. 21, no. 23, 2010.
[CrossRef] [Google Scholar] [Publisher Link]

[5] Ting Chang et al., “Synaptic Behaviors and Modeling of a Metal Oxide Memristive Device,” Applied Physics A, vol. 102, no. 4, pp. 857-863, 2011.
[CrossRef] [Google Scholar] [Publisher Link]

[6] Kuk-Hwan Kim et al., “A Functional Hybrid Memristor Crossbar-Array/CMOS System for Data Storage and Neuromorphic Applications,” Nano Letters, vol. 12, no. 1, pp. 389-395, 2012.
[CrossRef] [Google Scholar] [Publisher Link]

[7] Nan Zheng, and Pinaki Mazumder, “Learning in Memristor Crossbar-based Spiking Neural Networks Through Modulation of Weight- Dependent Spike-Timing-Dependent Plasticity,” IEEE Transactions on Nanotechnology, vol. 17, no. 3, pp. 520-532, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[8] Anu Bala et al., “High Level Abstraction of Memristor Model for Neural Network Simulation,” 2016 Sixth International Symposium on Embedded Computing and System Design (ISED), Patna, India, pp. 318-322, 2016.
[CrossRef] [Google Scholar] [Publisher Link]

[9] YoungSu Kim, SangHak Shin, and Kyeong-Sik Min, “Shared Memristance Restoring Circuit for Memristor-based Cellular Neural Networks,” 2014 14^th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA), Notre Dame, IN, pp. 1-2, 2014.
[CrossRef] [Google Scholar] [Publisher Link]

[10] Tien Van Nguyen, Jiyong An, and Seokjin Oh, “Training, Programming, and Correction Techniques of Memristor-Crossbar Neural Networks with Non-Ideal Effects such as Defects, Variation, and Parasitic Resistance,” 2021 IEEE 14^th International Conference on ASIC (ASICON), Kunming, China, pp. 1-4, 2021.
[CrossRef] [Google Scholar] [Publisher Link]

[11] Nengjie Wang, and Biwen Li, “Lagrange Stability of Complex-Valued Memristor-based Neural Networks,” 2017 International Workshop on Complex Systems and Networks (IWCSN), Doha, Qatar, pp. 144-148, 2017.
[CrossRef] [Google Scholar] [Publisher Link]

[12] Ioannis Vourkas, and Georgios Ch. Sirakoulis, “Emerging Memristor-based Logic Circuit Design Approaches: A Review,” IEEE Circuits and Systems Magazine, vol. 16, no. 3, pp. 15-30, 2016.
[CrossRef] [Google Scholar] [Publisher Link]

[13] Lei Jia et al., “Analysis and Circuit Implementation of a New Fourth-Order Multi-Wing Chaotic System based on Memristors,” 2021 China Automation Congress (CAC), Beijing, China, pp. 5044-5049, 2021.
[CrossRef] [Google Scholar] [Publisher Link]

[14] Ludovico Minati et al., “A Chaotic Circuit based on a Physical Memristor,” Chaos Solitons Fractals, vol. 138, pp. 1-9, 2020.
[CrossRef] [Google Scholar] [Publisher Link]

[15] Şuayb Yener, and Hakan Kuntman, “A CMOS Memristor Implementation and its Chaotic Applications,” 2012 20^th Signal Processing and Communications Applications Conference (SIU), Mugla, Turkey, pp. 1-4, 2012.
[CrossRef] [Google Scholar] [Publisher Link]

[16] Mohammed A. Zidan, John Paul Strachan, and Wei D. Lu, “The Future of Electronics based on Memristive Systems,” Nature Electronis, vol. 1, no. 1, pp. 22-29, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[17] Jian Luo et al., “The Effects of Comparator Dynamic Capacitor Mismatch in SAR ADC and Correction,” IEEE Access, vol. 6, pp. 7037-7043, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[18] Bernardo Palomo et al., “An 8-bit 19MS/s Low-Power 0.35 µm CMOS Pipelined ADC for DVB-H,” Integration, vol. 45, no. 2, pp. 222-227, 2012.
[CrossRef] [Google Scholar] [Publisher Link]

[19] Siva R. Krishna, Maryam Shojaei Baghini, and Jayanta Mukherjee, “Current-mode CMOS Pipelined ADC,” IEEE EUROCON 2009, St. Petersburg, Russia, pp. 205-210, 2009.
[CrossRef] [Google Scholar] [Publisher Link]

[20] Mounira Bchir et al., “Low Voltage Low Power Current mode Analog to Digital Converter Flash,” 2016 7^th International Conference on Sciences of Electronics, Technologies of Information and Telecommunications (SETIT), Hammamet, Tunisia, pp. 553-556, 2016.
[CrossRef] [Google Scholar] [Publisher Link]

[21] Guanzhong Huang, and Pingfen Lin, “A 1.0-V 6-b 40 MS/s Time-Domain Flash ADC in 0.18 µm CMOS,” Analog Integrated Circuits and Signal Processing, vol. 77, no. 2, pp. 285-289, 2013.
[CrossRef] [Google Scholar] [Publisher Link]

[22] Yongbo Huang et al., “The Flash ADC System and PMT Waveform Reconstruction for the Daya Bay Experiment,” Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, vol. 895, pp. 48-55, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[23] Mostafa M. Ayesh, Sameh Ibrahim, and Mohamed M. Aboudina, “A 15.5-mW 20-GSps 4-bit Charge-Steering Flash ADC,” 2015 IEEE 58^th International Midwest Symposium on Circuits and Systems (MWSCAS), Fort Collins, CO, USA, pp. 1-4, 2015.
[CrossRef] [Google Scholar] [Publisher Link]

[24] J.M. Ram Prasad, B.S Kariyappa, and Ravishankar Holla, “Design and Implementation of Flash ADC for Low Power Applications,” IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), vol. 4, no. 6, pp. 41-46, 2014.
[Google Scholar]

[25] Ashish Maurya et al., “Implementation and Performance Analysis of Low Power 1 GHz 4-Bit Flash ADC using III-V Tunnel-FET,” Circuits, Systems, and Signal Processing, vol. 42, no. 3, pp. 1352-1368, 2022.
[CrossRef] [Google Scholar] [Publisher Link]

[26] Mounira Bchir, Nejib Hassen, and Kamel Besbes, “A Novel High-Performance ADC Flash based on Bulk-Driven Quasi-Floating Gate Current Mirror,” 2020 17^th International Multi-Conference on Systems, Signals and Devices (SSD), Monastir, Tunisia, pp. 780-785, 2020.
[CrossRef] [Google Scholar] [Publisher Link]

[27] J. Joshua Yang et al., “Memristive Switching Mechanism for Metal/Oxide/Metal Nanodevices,” Nature Nanotechnology, vol. 3, no. 7, pp. 429-433, 2008.
[CrossRef] [Google Scholar] [Publisher Link]

[28] Chris Yakopcic et al., “Generalized Memristive Device SPICE Model and its Application in Circuit Design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 8, pp. 1201-1214, 2013.
[CrossRef] [Google Scholar] [Publisher Link]

[29] Yun Chiu, Borivoje Nikolić, and Paul R. Gray, “Scaling of Analog-to-Digital Converters into Ultra-Deep-Dubmicron CMOS,” Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, San Jose, CA, USA, pp. 375-382, 2005.
[CrossRef] [Google Scholar] [Publisher Link]

[30] Shahar Kvatinsky et al., “Memristor-based IMPLY Logic Design Procedure,” 2011 IEEE 29^th International Conference on Computer Design (ICCD), Amherst, MA, USA, pp. 142-147, 2011.
[CrossRef] [Google Scholar] [Publisher Link]

[31] Shahar Kvatinsky et al., “MAGIC-Memristor-Aided Logic,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 11, pp. 895-899, 2014.
[CrossRef] [Google Scholar] [Publisher Link]

[32] Shahar Kvatinsky et al., “VTEAM: A General Model for Voltage-Controlled Memristors,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 62, no. 8, pp. 786-790, 2015.
[CrossRef] [Google Scholar] [Publisher Link]

[33] Loai Danial et al., “Breaking Through the Speed-Power-Accuracy Tradeoff in ADCs using a Memristive Neuromorphic Architecture,” IEEE Transactions on Emerging Topics in Computational Intelligence, vol. 2, no. 5, pp. 396-409, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[34] Stephen H. Lewis, “Optimizing the Stage Resolution in Pipelined, Multistage, Analog-to-Digital Converters for Video-Rate Applications,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, no. 8, pp. 516-523, 1992.
[CrossRef] [Google Scholar] [Publisher Link]

[35] Chun C. Lee, and Michael P. Flynn, “A SAR-Assisted Two-Stage Pipeline ADC,” IEEE Journal of Solid-State Circuits, vol. 46, no. 4, pp. 859- 869, 2011.
[CrossRef] [Google Scholar] [Publisher Link]

[36] Nisa Nacar Çikan, and Murat Aksoy, “Analog to Digital Converters Performance Evaluation using Figure of Merits in Industrial Applications,” European Modelling Symposium (EMS), Pisa, Italy, pp. 205-209, 2016.
[CrossRef] [Google Scholar] [Publisher Link]

[37] Emre O. Neftci, “Data and Power Efficient Intelligence with Neuromorphic Learning Machines,” iScience, vol. 5, pp. 52-68, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[38] Aigerim Tankimanova, and Alex Pappachen James, Neural Network-based Analog-to-Digital Converters, Memristor and Memristive Neural Networks, IntechOpen, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[39] Loai Danial, and Shahar Kvatinsky, “Real-Time Trainable Data Converters for General Purpose Applications,” Proceedings of the 14^th IEEE/ACM International Symposium on Nanoscale Architectures, pp. 34-36, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[40] Sassi Ben Aziza, Daniel Dzahini, and Laurent Gallin-Martel, “A High Speed High Resolution Readout with 14-bits Area Efficient SAR-ADC Adapted for New Generations of CMOS Image Sensors,” 2015 11^th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Glasgow, UK, pp. 89-92, 2015.
[CrossRef] [Google Scholar] [Publisher Link]

[41] Ana Correia et al., “A High-Resolution Δ-Modulator ADC with Oversampling and Noise-Shaping for IoT,” 2018 14^th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Prague, Czech Republic, pp. 33-36, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[42] Kiran Garje et al., “A High CMRR, High Resolution Bio-ASIC for ECG Signals,” 2016 20^th International Symposium on VLSI Design and Test (VDAT), Guwahati, India, pp. 1-2, 2016.
[CrossRef] [Google Scholar] [Publisher Link]

[43] Loai Danial et al., “DIDACTIC: A Data-Intelligent Digital-to-Analog Converter with a Trainable Integrated Circuit using Memristors,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 8, no. 1, pp. 146-158, 2018.
[CrossRef] [Google Scholar] [Publisher Link]

[44] Daniel Soudry et al., “Memristor-based Multilayer Neural Networks with Online Gradient Descent Training,” IEEE Transactions on Neural Networks and Learning Systems, vol. 26, no. 10, pp. 2408-2421, 2015.
[CrossRef] [Google Scholar] [Publisher Link]

[45] Jury Sandrini et al., “Effect of Metal Buffer Layer and Thermal Annealing on HfOx-based ReRAMs,” 2016 IEEE International Conference on the Science of Electrical Engineering (ICSEE), Eilat, Israel, pp. 1-5, 2016.
[CrossRef] [Google Scholar] [Publisher Link]

[46] D.R. Beck, David J. Allstot, and Doug Garrity, “An 8-bit, 1.8 V, 20 MSample/s Analog-to-Digital Converter using Low Gain Opamps,” Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., Bangkok, Thailand, pp. I-I, 2003.
[CrossRef] [Google Scholar] [Publisher Link]

[47] Marcel J.M. Pelgrom, Analog to Digital Conversion, Analog to Digital Conversion, Springer, New York, pp. 325-418, 2012.
[CrossRef] [Google Scholar] [Publisher Link]

[48] Rudy Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters, 2^nd ed., Springer, New York, 2003.
[CrossRef] [Google Scholar] [Publisher Link]

[49] Behzad Razavi, Design of Analog CMOS Integrated Circuits, 2^nd ed., McGraw-Hill, 2005.
[Google Scholar] [Publisher Link]

[50] Phillip E. Allen, and Douglas R. Holberg, CMOS Analog Circuit Design: A Tutorial Guide to Applications and Solutions, 1^st ed., Elsevier, 2011.
[Google Scholar] [Publisher Link]

[51] R. Jacob Baker, CMOS Circuit Design, Layout and Simulation, 4^th ed., John Wiley and Sons, 2019.
[Google Scholar] [Publisher Link]