

Performance Analysis of CMOS Full adders using 180nm Technology

Sai Venkatramana Prasada G S^{1*}, Dr.G Seshikala², Dr.Niranjana S³, Rashmi P C⁴

¹Assistant Professor, Dept. of E &C, Srinivas School of Eng., Mukka, Surathkal, Mangalore -574146

Research scholar, School of E&C, Reva University, Bangalore -560064

²Professor, School of E&C, Reva University, Bangalore -560064

³Associate Professor-Senior Scale, MIT, Manipal University, Manipal, Udupi -576104

⁴Assistant Professor, Dept. of CS&E, Srinivas School of Eng., Mukka, Surathkal, Mangalore -574146

Abstract — this paper presents the comparative analysis of power, delay and power delay product (PDP) of different Full adder circuit designs. Addition is the fundamental building block for processor architectures and for any VLSI application specific designs. Here group of different full adder structures are considered. Performance parameters in terms of power and delay are analyzed for special full adders like complementary and level restoring carry logic (CLRCL), static energy recovery full adder (SERF), GDI_XOR full adder also. All adder designs are simulated in Mentor Graphics tool with 180nm technology. Among the simulated full adders 8Transistor full adder is the high performed adder cell, which is the option for an efficient VLSI design.

Keywords — CLRCL, GDI_XOR, PDP, SERF

I. INTRODUCTION

Adders are the basic building blocks for the design of VLSI application specific systems. In this paper power dissipation, power consumption of the circuit and time delay are analyzed. A bunch of different full adders like SERF, GDI_XOR full adder, GDI_XNOR full adder, Full adder 9TA, Full adder 9TB, CLRCL, 8T full adder, 9T Full adder, 6T full adder Type I, 6T full adder Type II are analyzed using Mentor Graphics tool.

II. PREVIOUS WORK

A full adder adds three one-bit binary numbers often represented as A, B, and Cin. Cin is the carry input to the full adder from the previous addition. The output of the full adder is two one-bit binary numbers often represented as Sum and Cout. The function of 1-bit full adder is described to calculate the Sum and the Cout as,

$$\begin{aligned} \text{Sum} &= \bar{A} \bar{B} \text{Cin} + \bar{A} B \bar{\text{Cin}} + A \bar{B} \bar{\text{Cin}} + ABC\text{in} \\ &= A \oplus B \oplus \text{Cin} \end{aligned} \quad \dots\dots (1)$$

$$\begin{aligned} \text{Cout} &= AB + BC\text{in} + AC\text{in} \\ &= AB + \text{Cin} (A \oplus B) \end{aligned} \quad \dots\dots (2)$$

Rewriting above equations

$$\text{Sum} = (A \odot B) \odot \text{Cin} \quad \dots\dots (3)$$

$$\text{Cout} = (A \odot B) \text{Cin} + (A \odot B) A \quad \dots\dots (4)$$

$$P = I * V \quad \dots\dots\dots (5)$$

Equations (3) and (4) say that full adder can also be designed from XNOR logic which is used in GDI_XNOR full adder.

III. HIGH PERFORMANCE FULL ADDER

After analyzing the performance parameters of mentioned ten full adders, we can say that 8T full adder consumes less power and high speed compared to other adders. By exclusive ORing/cascading of A,B and Cin, the Sum output is obtained. The W/L ratio of all the transistors is 180nm. The delay is obtained by adding Sum and Cout delay and also voltage drop is because of threshold drop in transistor M3 and M6. This can be reduced when a=b=0, then nMOS pass transistor M8 will turn ON hence obtain the output |VT, p| - VT, n. By increasing the W/L ratio of transistors M7 and M8, their threshold drop can be reduced.




Fig. 1. Schematic model of 8T-full adder

IV. SIMULATION RESULTS AND COMPARISON

A group of different full adder designs were analyzed for their performance with the number of

transistor count, power dissipation, power consumption and delay in the circuits for driving the output. Group of full adders like SERF, GDI_XOR full adder, GDI_XNOR full adder, Full adder 9TA, Full adder 9TB, CLRCL, 8T full adder, 9T Full adder, 6T full adder Type I, 6T full adder Type II are analyzed based on the literatures. All the full adders are simulated based on 180nm technology with 1.8V supply voltage by applying all 8 combinations of inputs (000-111) and simulated using Mentor Graphics tool. Delay is calculated by adding Sum delay and Cout delay, power dissipation is extracted from netlist, power consumption is calculated from current, voltage [eq.(5)] of each circuit. The power consumption and power dissipation of 6T full adder Type I is less compared to 8T full adder. But delay and PDP of 8T full adder is better than 6T full adder Type I. Table 1 gives the comparison of delay, power dissipation, PDP and power consumption for different full adder designs.

V. FIGURES AND TABLES




Fig. 2. Schematic of 8T-full adder




Fig. 3. Schematic of GDI_XOR Full adder




Fig. 4. Schematic of 9T Full adder




Fig.5. Schematic of 6T Full adder Type I




Fig. 6. Schematic of 6T Full adder Type II




Fig. 7. Output waveform of 8T Full adder




Fig. 8. Average power of 8T Full adder




Fig. 9. Delay of 8T Full adder

TABLE 1
PARAMETERS OBSERVATION FOR 1.8V

Types of full adder	Delay (ns)	Power dissipation (nW)	PDP (W-sec) (10-15)	Power Consumption (mW)
8Transistors	150.1527	0.0325798	0.0048919	14.6504
GDI_XOR	347.29	294232.9	102184	38.5163
9T A	298.494	90747.6	27087.6	3.8159
9T B	298.517019	88855.9	26525	3.8003
SERF	297.75375	88855.9	26457	3.8051
GDI_XNOR	248.208	90747.6	22524	3.7561
9T	220.57968	0.0333791	0.0073628	16.843
CLRCL	299.66322	88856	26627	6.09307
6T Type I	251.63314	0.0260638	0.0065585	8.8676
6T Type II	200.055779	0.0755058	0.015105	9.5348




Fig:10 Comparative chart of delay in Full adders




Fig:11 Comparative chart of power dissipation in Full adders




Fig:12 Comparative chart of PDP in Full adders




Fig:13 Comparative chart of power consumption in Full adders

VI. CONCLUSION

Among the ten different types of full adders, 8T full adder exhibits less delay, less PDP and high speed. So the high speed 8T full adder is a good candidate to design larger circuits such as multipliers, digital filters with respect to the delay and PDP.

REFERENCES

- [1] Partha Bhattacharyya, Bijoy Kundu, Sovan Ghosh, Vinay Kumar, Anup Dandapat, "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit", IEEE transactions on VLSI systems, Vol-23, No.10, 2001-2008, Oct 2015.
- [2] Yi WEI, Ji-zhong SHEN, "Design of a low power 8-transistor 1-bit full adder cell", Journal of Zhejiang University-science(computers & Electronics), 604-607, 2011 12(7).
- [3] Mariano Aguirre-Hernandez, Monico Linares-Aranda, "CMOS Full-Adders for Energy-Efficient Arithmetic Applications", IEEE transactions on VLSI systems, Vol-19, No.4, 718-721, April 2011.
- [4] D.V.Morozov, M.M.Pilipko, "A Circuit Implementation of a Single-bit CMOS Adder", Russian Microelectronics, Vol-42, No-2, 113-118, 2013.
- [5] Deepak Garg, Mayank Kumar Rai., "CMOS Based 1-Bit Full Adder Cell for Low-Power Delay Product", IJECCT 2012, Vol. 2 (4), pp 18-23.

- [6] Deepali Sandhu, Sudhir Singh, Satwinder Singh., "Analysis of CMOS Full Adder Circuits for Low Voltage VLSI Design", ISSN 2319-7080 International Journal of Computer Science and Communication Engineering IJCSCE Special issue on "Recent Advances in Engineering & Technology" NCRAET-2013, pp 107-113.
- [7] Shipra Mishra, Shelenra Singh Tomar, Syam Akashe "Design Low Power 10T Full adder Using Process and Circuit Techniques", IEEE 978-1-4673-4603-0/12 2012 ,pp 325-328.
- [8] K.Nehru, A.Shanmugam, S.Vadivel., "CLRCL Full Adder based Low Power Multiplier Architectures", ISSN: 2249 – 6559, International Journal of VLSI and Embedded Systems-IJVES Vol 03, Issue 01; January-April 2012, pp 107-112.
- [9] Saradindu Panda, A.Banerjee B.Maji, Dr.A.K.Mukhopadhyay., "Power and Delay Comparison in between. Different types of Full Adder Circuits", ISSN 2278 – 8875, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. 1, Issue 3, September 2012, pp 168-172.
- [10] Karthik Reddy. G, "low power-area designs of 1bit full adder in cadence virtuoso Platform", International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.4, August 2013, pp 55-64.