Design and Implementation of Digital Low Pass FIR and IIR Filters Using VHDL for ECG Denoising
Design and Implementation of Digital Low Pass FIR and IIR Filters Using VHDL for ECG Denoising |
||
 |
 |
|
| © 2024 by IJETT Journal | ||
| Volume-72 Issue-1 |
||
| Year of Publication : 2024 | ||
| Author : Manoj Kumar |
||
| DOI : 10.14445/22315381/IJETT-V72I1P125 | ||
How to Cite?
Manoj Kumar, "Design and Implementation of Digital Low Pass FIR and IIR Filters Using VHDL for ECG Denoising ," International Journal of Engineering Trends and Technology, vol. 72, no. 1, pp. 252-265, 2024. Crossref, https://doi.org/10.14445/22315381/IJETT-V72I1P125
Abstract
ECG (electrocardiogram) signals are affected by different noise sources, such as Baseline Wander, EMG interference, and power line noise. These noise sources affect the reliability of diagnoses in the medical field. Digital filters can be used to remove these noises. In this paper, digital low pass FIR (Finite Impulse Response) and IIR (Infinite Impulse Response) filters are designed using VHDL to reduce high frequency and power line noises from ECG signals. Xilinx ISE Vivado 2015.2 tool is used to design and implement various FIR and IIR filters for ECG denoising. FIR filter of order first, third, tenth, and IIR filter of order first, second, third, fourth, and tenth are selected for ECG denoising. In this research,16- bit carry increment adder (CIA) based on ripple carry adder (RCA) is proposed for building adder circuits and an 8X8 vedic multiplier circuit is used for building multiplier circuits in FIR filters for improving area, speed, and power consumption. Synthesis results are used for evaluating the performance of FIR and IIR filters for ECG denoising.MATLABR2023a tool is used for displaying ECG signal waveforms and for calculating filter coefficients.
Keywords
FIR, IIR, VHDL, CIA, Vedic, ECG.
References
[1] Güner Tatar, İhsan Çiçek, and Salih Bayar, “FPGA Design of a Fourth Order Elliptic IIR Band-Pass Filter Using LabVIEW,” European Journal of Science and Technology, no. 26, pp. 122-127, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[2] C. Saritha, V. Sukanya, and Y. Narasimha Murthy, “ECG Signal Analysis Using Wavele Transforms,” Bulgarian Journal of Physics, vol. 35, pp. 68-77, 2008.
[Google Scholar] [Publisher Link]
[3] Kaustubh Gaikwad, and Mahesh Chavan, “Design and Implementation of Digital Butterworth IIR Filter Using Xilinx System Generator for Noise Reduction in ECG Signal,” WSEAS Transactions on Electronics, vol. 8, pp. 8-12, 2017.
[Google Scholar] [Publisher Link]
[4] Rayhan Habib Jibon, Etu Podder, and Abdullah Al-Mamun Bulbul, “Power Line Interference Removal from ECG Signal Using Different IIR Filters,” International Journal of Electrical Engineering and Applied Sciences, vol. 2, no. 2, 2019.
[Google Scholar] [Publisher Link]
[5] Chhavi Saxena et al., “Denoising of ECG Signals Using FIR & IIR Filter: A Performance Analysis,” Kalpa Publications in Engineering, vol. 2, pp. 51-58, 2018.
[CrossRef] [Google Scholar] [Publisher Link]
[6] R. Merit Sharon, and P. Kannan, “Analysis of Different Types of IIR and FIR Filters in ECG Signal Using Various Transforms for Different Orders and Time Consumption,” International Research Journal of Engineering and Technology, vol. 4, no. 4, pp. 1643- 1659, 2017.
[Google Scholar] [Publisher Link]
[7] V. Vittal Reddy et al., “Comparison of FIR and IIR Filters using ECG Signal with Different Sampling Frequencies,” International Research Journal of Modernization in Engineering Technology and Science, vol. 5, no. 4, pp. 2576-2581, 2023.
[CrossRef] [Google Scholar] [Publisher Link]
[8] S. Jayashree et al., “FPGA Implementation of Optimized FIR Filter for ECG Denoising Using Peres Reversible Logic Gate,” Journal of Theoretical and Applied Information Technology, vol. 100, no. 15, pp. 4582-4594, 2022.
[Publisher Link]
[9] M. Sumalatha, P.V. Naganjaneyulu, and K. Satya Prasad, “Low Power and Low Area VLSI Implementation of Vedic Design FIR Filter for ECG Signal De-Noising,” Microprocessors and Microsystems, vol. 71, 2019.
[CrossRef] [Google Scholar] [Publisher Link]
[10] K. Sravan Kumar, Babak Yazdanpanah, and P. Rajesh Kumar, “Removal of Noise from Electrocardiogram Using Digital FIR and IIR Filters with Various Methods,” International Conference on Communications and Signal Processing, Melmaruvathur, India, pp. 157- 162, 2015.
[CrossRef] [Google Scholar] [Publisher Link]
[11] Manoj, Vinod Kumar, and Sanjeev Kumar Dhull, “Comparative Study of Different Filters with Several Window Techniques Using Wavelet for Removing Noise from ECG Signal,” International Journal of Research in Advent Technology, vol. 2, no. 5, pp. 283-289, 2014.
[Google Scholar] [Publisher Link]
[12] Navdeep Prashar et al., “Removal Electromyography Noise from ECG for High Performance Biomedical Systems,” Network Biology, vol. 8, no. 1, pp. 12-24, 2018.
[Google Scholar] [Publisher Link]
[13] V. Supraja, P. Nageswara Rao, and M.N. Giriprasad, “An Article on ECG Signal Denoising Techniques,” International Journal of Engineering Research in Electronics and Communication Engineering, vol. 4, no. 3, pp. 227-231, 2017.
[Publisher Link]
[14] Saumendra Behera, Monalisa Samal, and Rupali Layak, “The Use of FIR Filter for Filtering of ECG Signal and Comparison of Some Parameters,” International Journal of Engineering Science Invention, vol. 6, no. 4, pp. 71-79, 2017.
[Google Scholar] [Publisher Link]
[15] Ngoc-Thang Bui, and Gyung-su Byun, “The Comparison Features of ECG Signal with Different Sampling Frequencies and Filter Methods for Real-Time Measurement,” Symmetry, vol. 13, no. 1461, pp. 1-16, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[16] Kavita Baghel, and Brijendra Mishra, “Remove Noise from Input Signal by Using IIR and FIR Filter Combined Circuit,” International Journal of Advanced Research in Science, Communication and Technology, vol. 3, no. 1, pp. 199-203, 2023.
[CrossRef] [Publisher Link]
[17] Gandham Sreedevi, and Bhuma Anuradha, “Using of FIR and IIR Filters for Noise Removal from ECG Signal: A Performance Analysis,” International Journal of Electronics and Communication Engineering and Technology, vol. 7, no. 4, pp. 91–99, 2016.
[Google Scholar] [Publisher Link]
[18] A.I. Al-Shueli, “Optimized Implementation of ECG Signal Noise Cancelation using Firand IIR Filter Techniques Based on FPGA,” Eurasian Journal of Engineering and Technology, vol. 9, pp. 43-54, 2022.
[Google Scholar] [Publisher Link]
[19] Mahesh S. Chavan, R.A. Agarwala, and M.D. Uplane, “Design and Implementation of Digital FIR Equiripple Notch Filter on ECG Signal for Removal of Power Line Interference,” WSEAS Transactions on Signal Processing, vol. 4, no. 4, pp. 221-230, 2008.
[Google Scholar] [Publisher Link]
[20] M.A. Mneimneh et al., “An Adaptive Kalman Filter for Removing Baseline Wandering in ECG Signals,” Computers in Cardiology, vol. 33, pp. 253-256, 2006.
[Google Scholar] [Publisher Link]
[21] B. Satyasai, and P. Ravikumar, “Implementation of Digital IIR Filter Using VHDL on VIRTEX-6 (XC6VSX475T) FPGA”, International Conference on Recent Advances in Communication, VLSI & Embedded Systems, pp. 108-112, 2014.
[Google Scholar] [Publisher Link]
[22] Jaya Bar, and Madhumita Mukherjee, “A Comparative Study on Direct form -1, Broadcast and Fine Grain Structure of FIR Digital Filter,” International Journal of Electronics, Communication and Soft Computing Science and Engineering, vol. 2, no. 5, pp. 14-20, 2013.
[Google Scholar] [Publisher Link]
[23] N.T. Gadawe et al., “Synthesis and Implementation of IIR Filter Using VHDL Language,” IOP Conference Series: Materials Science and Engineering, vol. 1152, pp. 1-8, 2021.
[CrossRef] [Google Scholar] [Publisher Link]
[24] Amrita Nanda, and Shreetam Behera, “Design and Implementation of Urdhva-Tiryakbhyam Based Fast 8×8 Vedic Binary Multiplier,” International Journal of Engineering Research & Technology, vol. 3, no. 3, pp. 1856-1859, 2014.
[Google Scholar] [Publisher Link]
[25] Sumalatha Madugula, Panchala Venkata Naganjaneyulu, and Kodati Satya Prasad, “Implementation of FIR Filter for Low Power and Area Minimization using Shift–Add Method Without Multipliers,” International Journal of Intelligent Engineering and Systems, vol. 10, no. 6, pp. 250-282, 2017.
[CrossRef] [Google Scholar] [Publisher Link]
[26] Raksha Jagadale et al., “Implementation of FIR Filter using VHDL,” International Journal of Engineering Research & Technology, ICONECT' 14 Conference Proceedings, pp. 274-277, 2014.
[Publisher Link]
[27] Gurpadam Singh, and Neelam Rup Prakash, “FPGA Implementation of Higher Order FIR Filter: Speed vs. Area,” Journal of Emerging Technologies and Innovative Research, vol. 4, no. 8, pp. 12-19, 2017.
[Google Scholar] [Publisher Link]
[28] R. Saranya et al., “FPGA Synthesis of Reconfigurable Modules for FIR Filter,” International Journal of Reconfigurable and Embedded Systems, vol. 4, no. 2, pp. 63-70, 2015.
[Google Scholar] [Publisher Link]
[29] Ravinder Kaur et al., “Design and Implementation of High Speed IIR and FIR Filter Using Pipelining,” International Journal of Computer Theory and Engineering, vol. 3, no. 2, pp. 292-295, 2011.
[CrossRef] [Google Scholar] [Publisher Link]